



Future Challenges

Bring On the Molecules!


Wires:
NanoTubes



Switches:
Molecular,
NanoFet



Gates:
NanoFabrics




GigaGate Capacity!

Agilent Technologies

After: Butts, DeHon, and Goldstein (ICCAD 2002)


cadence

Moore's Law: You haven't seen anything yet!



Source: Seth Copen Goldstein (CMU)

Logic Density Projections: the GigaGate Chip



- ASIC = ITRS 2001 roadmap
- FPGA = 8 transistor-area/crosspoint, 20 crosspoints/gate
- Molecular FPGA = 20 crosspoints/gate, assuming = ASIC in 2011, Moore's Law

Source: Michael Butts (Cadence)

GigaGate Chip Design Challenges (2012)

- Assumptions:

- Density: 300 MGate/cm² (1B Gate FPGA)
- Productivity: 500 RTL gates/day (21%/yr ITRS)

- Implications

- Design Effort: **1000 engineer-years**
- Design Cost: **\$150m** (@1m units = \$150 / chip)



The logo for Cadence, consisting of the word "cadence" in a white, lowercase, sans-serif font inside a red rectangular box.